From patchwork Fri Jul 17 15:42:53 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Etienne Carriere X-Patchwork-Id: 235730 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp1853133ilg; Fri, 17 Jul 2020 09:23:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw5vSR5pWtQyIL5muqqT+Lr5wxQPwIYUhROd2GPm8sVOkCsVYiOzq07RKcovQOpUPnG6qCH X-Received: by 2002:a17:906:fac1:: with SMTP id lu1mr9726521ejb.427.1595003012529; Fri, 17 Jul 2020 09:23:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595003012; cv=none; d=google.com; s=arc-20160816; b=HJ0sp8KHaxXOJ82llxudh9YJEjEVF3IncRHary6syOdW9dU6kTi3wbeNkRnba5xow3 tSjDNMIUjKSHNVVDIjl4wLk+RN/G9ZYH0ugiTuAjs9E3xqnrrgh8MmX0PWaeRq2AlnPB a21myDLl8355R9VySkXUm+zCTwGAXOE8bW2AdvDeQbWsj9/J+9MPVnEIvipQLPlQcFPx TBN1+TDAQNwWvyavRA7a6rM3NUBtoa1o6UhaNoWc7u6G0uLKwiqtnojVy5o0qCN220yS yoG6HIbCKjMP2TNCcpXz2udtAlWshX8mBwaHGZKav0HGOtc0cmEDKpsvqNfSNDYUJhy1 M9uA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=V+ly5Fy1juxkefRSqoJcH4GgktjZTrD2arSDX50d7tk=; b=x0lL8fNETCtH20AMok6B7eDTjrRiSk8ZumuhNhpQ9HThuSFJp2OOBo6NHbI9inHc8Q HmodKtDBlFPECWHGfOKgZYIneWThHJruMIWZqll4kuRprN6ttZ8y80MSfgAYk9kWLRuX e5MXdTcoD5Bsq1DyISh6SGp5p5EiUXMfgnDNh6cqXnuwGGpMtoDwajNOVGasBUBquATP aOcPPWjctwL3FxSpcEp7JkI3nas81uEvxxjoMMnksjcsqASlPDoQVQrf783C21kSpw9E Jsi5LtyoL+XFrG+bI6z2FC6T+37Zsfur4Burdol4Ryq21/t+z1L5iqJT5GB2WKOuWlGy JO9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=YrT7+roR; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id 88si5382674edr.154.2020.07.17.09.23.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 09:23:32 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=YrT7+roR; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id BE5B881BB3; Fri, 17 Jul 2020 18:23:28 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="YrT7+roR"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 7478A81C18; Fri, 17 Jul 2020 17:43:45 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-wm1-x344.google.com (mail-wm1-x344.google.com [IPv6:2a00:1450:4864:20::344]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 40BBF81BF7 for ; Fri, 17 Jul 2020 17:43:41 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=etienne.carriere@linaro.org Received: by mail-wm1-x344.google.com with SMTP id l2so17846232wmf.0 for ; Fri, 17 Jul 2020 08:43:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=V+ly5Fy1juxkefRSqoJcH4GgktjZTrD2arSDX50d7tk=; b=YrT7+roRwo/8BQGdCrgrwhf2L8G+1tGNuHzQ1jWyNLrEYa/Pczvi0diMcBa+VKq0qY b+WKcVNCT0MvuAT0yZ45VEaxFt4s4p4EEfINWMzHmh4Hc6VHMZPYV6y2Pxx2BU7kU5X6 9AzmvK/pXRO/Vica+gVdFHk5uutwjJ2qHL9RD9NTdyxEOkLQGLrRB65Jtqx44fB8DIhl r9OM3BCnQy68FmE48kSEl9rLicJLa8M+GctMNC23zs+HcfvW9G6ItuS+p61k42CXOHL8 v5krwPGEAwd+aVZIXGCcnjmzfPdV+vwfRt6i1uyH07dKOZgrvHqmnXGy1FjxipT4vlit DlZw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=V+ly5Fy1juxkefRSqoJcH4GgktjZTrD2arSDX50d7tk=; b=HyhBfAKg6rAQx0CVxqcy1t4HCif0RkZzVL/qT7ajPIXO5fSwFMOvxJnNbuNsW38RU8 lm3Rrbzmt0GQUk81hlgvufl8Cytf5ndrvSQipMrXLvJwbNwRdzrobnDjqgdyyY3XOg8S tFH4DQy3ryolvGxpL2+vkjIUG4yFijufLLffzyrImQLszT2IOnnKqixc7pAKrTWtv5LE UuyzEq7qxDG9KuSDH/d/u7RWacm+X9M4iDYhSJr61w+BBmfqSbtftQBRFC7tVYrlN2Je fR2wIpFEBSpkW1k45VojxNHHHnGVRABoT86PhURc67dMhCuGJUqGI2O17x0GFxSt3apF M4gw== X-Gm-Message-State: AOAM532pjSp7ffNcqms3faeXEwfP18s9a8Q5Dln8Utk4CKD3iZE3FJtT IbWYnR7nQOUD8ZIKpWNPXCKjjFetah5+Ww== X-Received: by 2002:a05:600c:204d:: with SMTP id p13mr9883185wmg.88.1595000619864; Fri, 17 Jul 2020 08:43:39 -0700 (PDT) Received: from lmecxl0524.lme.st.com ([2a04:cec0:1057:28c5:7db6:61b:9cd8:ab62]) by smtp.gmail.com with ESMTPSA id n3sm2345286wre.29.2020.07.17.08.43.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 08:43:39 -0700 (PDT) From: Etienne Carriere To: u-boot@lists.denx.de Cc: Bin Meng , Etienne Carriere , Fabio Estevam , Jagan Teki , Marek Szyprowski , Priyanka Jain , Simon Glass , Vignesh Raghavendra , Tom Rini , Lukasz Majewski , Matthias Brugger , Peng Fan , Trevor Woerner Subject: [PATCH 1/4] firmware: add new driver for SCMI firmwares Date: Fri, 17 Jul 2020 17:42:53 +0200 Message-Id: <20200717154256.11001-1-etienne.carriere@linaro.org> X-Mailer: git-send-email 2.17.1 X-Mailman-Approved-At: Fri, 17 Jul 2020 18:23:26 +0200 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.3 at phobos.denx.de X-Virus-Status: Clean This change introduces SCMI agent driver in U-Boot in the firmware U-class. SCMI agent driver is designed for platforms that embed a SCMI server in a firmware hosted for example by a companion co-processor or the secure world of the executing processor. SCMI protocols allow an SCMI agent to discover and access external resources as clock, reset controllers and many more. SCMI agent and server communicate following the SCMI specification [1]. SCMI agent complies with the DT bindings defined in the Linux kernel source tree regarding SCMI agent description since v5.8-rc1. These bindings describe 2 supported message transport layer: using mailbox uclass devices or using Arm SMC invocation instruction. Both use a piece or shared memory for message data exchange. In the current state, the SCMI agent driver does not bind to any SCMI protocol to a U-Boot device driver. Former changes will implement dedicated driver (i.e. an SCMI clock driver or an SCMI reset controller driver) and add bind supported SCMI protocols in scmi_agent_bind(). Links: [1] https://developer.arm.com/architectures/system-architectures/software-standards/scmi Signed-off-by: Etienne Carriere --- drivers/firmware/Kconfig | 15 ++ drivers/firmware/Makefile | 1 + drivers/firmware/scmi.c | 439 ++++++++++++++++++++++++++++++++++++++ include/scmi.h | 82 +++++++ 4 files changed, 537 insertions(+) create mode 100644 drivers/firmware/scmi.c create mode 100644 include/scmi.h -- 2.17.1 diff --git a/drivers/firmware/Kconfig b/drivers/firmware/Kconfig index b70a2063551..f7c7ee7a5aa 100644 --- a/drivers/firmware/Kconfig +++ b/drivers/firmware/Kconfig @@ -1,6 +1,21 @@ config FIRMWARE bool "Enable Firmware driver support" +config SCMI_FIRMWARE + bool "Enable SCMI support" + select FIRMWARE + select OF_TRANSLATE + depends on DM_MAILBOX || ARM_SMCCC + help + An SCMI agent communicates with a related SCMI server firmware + located in another sub-system, as a companion micro controller + or a companion host in the CPU system. + + Communications between agent (client) and the SCMI server are + based on message exchange. Messages can be exchange over tranport + channels as a mailbox device or an Arm SMCCC service with some + piece of identified shared memory. + config SPL_FIRMWARE bool "Enable Firmware driver support in SPL" depends on FIRMWARE diff --git a/drivers/firmware/Makefile b/drivers/firmware/Makefile index a0c250a473e..3965838179f 100644 --- a/drivers/firmware/Makefile +++ b/drivers/firmware/Makefile @@ -2,4 +2,5 @@ obj-$(CONFIG_FIRMWARE) += firmware-uclass.o obj-$(CONFIG_$(SPL_)ARM_PSCI_FW) += psci.o obj-$(CONFIG_TI_SCI_PROTOCOL) += ti_sci.o obj-$(CONFIG_SANDBOX) += firmware-sandbox.o +obj-$(CONFIG_SCMI_FIRMWARE) += scmi.o obj-$(CONFIG_ZYNQMP_FIRMWARE) += firmware-zynqmp.o diff --git a/drivers/firmware/scmi.c b/drivers/firmware/scmi.c new file mode 100644 index 00000000000..fa8a91c3f3d --- /dev/null +++ b/drivers/firmware/scmi.c @@ -0,0 +1,439 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (c) 2015-2019, Arm Limited and Contributors. All rights reserved. + * Copyright (C) 2019-2020 Linaro Limited. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define TIMEOUT_US_10MS 10000 + +struct error_code { + int scmi; + int errno; +}; + +static const struct error_code scmi_linux_errmap[] = { + { .scmi = SCMI_NOT_SUPPORTED, .errno = -EOPNOTSUPP, }, + { .scmi = SCMI_INVALID_PARAMETERS, .errno = -EINVAL, }, + { .scmi = SCMI_DENIED, .errno = -EACCES, }, + { .scmi = SCMI_NOT_FOUND, .errno = -ENOENT, }, + { .scmi = SCMI_OUT_OF_RANGE, .errno = -ERANGE, }, + { .scmi = SCMI_BUSY, .errno = -EBUSY, }, + { .scmi = SCMI_COMMS_ERROR, .errno = -ECOMM, }, + { .scmi = SCMI_GENERIC_ERROR, .errno = -EIO, }, + { .scmi = SCMI_HARDWARE_ERROR, .errno = -EREMOTEIO, }, + { .scmi = SCMI_PROTOCOL_ERROR, .errno = -EPROTO, }, +}; + +int scmi_to_linux_errno(s32 scmi_code) +{ + int n; + + if (scmi_code == 0) + return 0; + + for (n = 0; n < ARRAY_SIZE(scmi_linux_errmap); n++) + if (scmi_code == scmi_linux_errmap[n].scmi) + return scmi_linux_errmap[1].errno; + + return -EPROTO; +} + +struct method_ops { + int (*process_msg)(struct udevice *dev, struct scmi_msg *msg); + int (*remove_agent)(struct udevice *dev); +}; + +struct scmi_agent { + struct method_ops *method_ops; + void *method_priv; +}; + +/* + * Shared Memory based Transport (SMT) message buffer management + * + * SMT uses 28 byte header prior message payload to handle the state of + * the communication channel realized by the shared memory area and + * to define SCMI protocol information the payload relates to. + */ +struct scmi_smt_header { + __le32 reserved; + __le32 channel_status; +#define SCMI_SHMEM_CHAN_STAT_CHANNEL_ERROR BIT(1) +#define SCMI_SHMEM_CHAN_STAT_CHANNEL_FREE BIT(0) + __le32 reserved1[2]; + __le32 flags; +#define SCMI_SHMEM_FLAG_INTR_ENABLED BIT(0) + __le32 length; + __le32 msg_header; + u8 msg_payload[0]; +}; + +#define SMT_HEADER_TOKEN(token) (((token) << 18) & GENMASK(31, 18)) +#define SMT_HEADER_PROTOCOL_ID(proto) (((proto) << 10) & GENMASK(17, 10)) +#define SMT_HEADER_MESSAGE_TYPE(type) (((type) << 18) & GENMASK(9, 8)) +#define SMT_HEADER_MESSAGE_ID(id) ((id) & GENMASK(7, 0)) + +struct scmi_shm_buf { + u8 *buf; + size_t size; +}; + +static int get_shm_buffer(struct udevice *dev, struct scmi_shm_buf *shm) +{ + int rc; + struct ofnode_phandle_args args; + struct resource resource; + fdt32_t faddr; + phys_addr_t paddr; + + rc = dev_read_phandle_with_args(dev, "shmem", NULL, 0, 0, &args); + if (rc) + return rc; + + rc = ofnode_read_resource(args.node, 0, &resource); + if (rc) + return rc; + + faddr = cpu_to_fdt32(resource.start); + paddr = ofnode_translate_address(args.node, &faddr); + + shm->size = resource_size(&resource); + if (shm->size < sizeof(struct scmi_smt_header)) { + dev_err(dev, "Shared memory buffer too small\n"); + return -EINVAL; + } + + shm->buf = devm_ioremap(dev, paddr, shm->size); + if (!shm->buf) + return -ENOMEM; + + if (dcache_status()) + mmu_set_region_dcache_behaviour((uintptr_t)shm->buf, + shm->size, DCACHE_OFF); + + return 0; +} + +static int write_msg_to_smt(struct udevice *dev, struct scmi_shm_buf *shm_buf, + struct scmi_msg *msg) +{ + struct scmi_smt_header *hdr = (void *)shm_buf->buf; + + if ((!msg->in_msg && msg->in_msg_sz) || + (!msg->out_msg && msg->out_msg_sz)) + return -EINVAL; + + if (!(hdr->channel_status & SCMI_SHMEM_CHAN_STAT_CHANNEL_FREE)) { + dev_dbg(dev, "Channel busy\n"); + return -EBUSY; + } + + if (shm_buf->size < (sizeof(*hdr) + msg->in_msg_sz) || + shm_buf->size < (sizeof(*hdr) + msg->out_msg_sz)) { + dev_dbg(dev, "Buffer too small\n"); + return -ETOOSMALL; + } + + /* Load message in shared memory */ + hdr->channel_status &= ~SCMI_SHMEM_CHAN_STAT_CHANNEL_FREE; + hdr->length = msg->in_msg_sz + sizeof(hdr->msg_header); + hdr->msg_header = SMT_HEADER_TOKEN(0) | + SMT_HEADER_MESSAGE_TYPE(0) | + SMT_HEADER_PROTOCOL_ID(msg->protocol_id) | + SMT_HEADER_MESSAGE_ID(msg->message_id); + + memcpy(hdr->msg_payload, msg->in_msg, msg->in_msg_sz); + + return 0; +} + +static int read_resp_from_smt(struct udevice *dev, struct scmi_shm_buf *shm_buf, + struct scmi_msg *msg) +{ + struct scmi_smt_header *hdr = (void *)shm_buf->buf; + + if (!(hdr->channel_status & SCMI_SHMEM_CHAN_STAT_CHANNEL_FREE)) { + dev_err(dev, "Channel unexpectedly busy\n"); + return -EBUSY; + } + + if (hdr->channel_status & SCMI_SHMEM_CHAN_STAT_CHANNEL_ERROR) { + dev_err(dev, "Channel error reported, reset channel\n"); + return -ECOMM; + } + + if (hdr->length > msg->out_msg_sz + sizeof(hdr->msg_header)) { + dev_err(dev, "Buffer to small\n"); + return -ETOOSMALL; + } + + /* Get the data */ + msg->out_msg_sz = hdr->length - sizeof(hdr->msg_header); + memcpy(msg->out_msg, hdr->msg_payload, msg->out_msg_sz); + + return 0; +} + +static void clear_smt_channel(struct scmi_shm_buf *shm_buf) +{ + struct scmi_smt_header *hdr = (void *)shm_buf->buf; + + hdr->channel_status &= ~SCMI_SHMEM_CHAN_STAT_CHANNEL_ERROR; +} + +struct scmi_mbox_channel { + struct scmi_shm_buf shm_buf; + struct mbox_chan mbox; + ulong timeout_us; +}; + +static int mbox_process_msg(struct udevice *dev, struct scmi_msg *msg) +{ + struct scmi_agent *agent = dev_get_priv(dev); + struct scmi_mbox_channel *chan = agent->method_priv; + int rc; + + rc = write_msg_to_smt(dev, &chan->shm_buf, msg); + if (rc) + return rc; + + /* Give shm addr to mbox in case it is meaningful */ + rc = mbox_send(&chan->mbox, chan->shm_buf.buf); + if (rc) { + dev_err(dev, "Message send failed: %d\n", rc); + goto out; + } + + /* Receive the response */ + rc = mbox_recv(&chan->mbox, chan->shm_buf.buf, chan->timeout_us); + if (rc) { + dev_err(dev, "Response failed: %d, abort\n", rc); + goto out; + } + + rc = read_resp_from_smt(dev, &chan->shm_buf, msg); + +out: + clear_smt_channel(&chan->shm_buf); + + return rc; +} + +struct method_ops mbox_channel_ops = { + .process_msg = mbox_process_msg, +}; + +static int probe_mailbox_channel(struct udevice *dev) +{ + struct scmi_agent *agent = dev_get_priv(dev); + struct scmi_mbox_channel *chan; + int rc; + + chan = devm_kzalloc(dev, sizeof(*chan), GFP_KERNEL); + if (!chan) + return -ENOMEM; + + chan->timeout_us = TIMEOUT_US_10MS; + + rc = mbox_get_by_index(dev, 0, &chan->mbox); + if (rc) { + dev_err(dev, "Failed to find mailbox: %d\n", rc); + goto out; + } + + rc = get_shm_buffer(dev, &chan->shm_buf); + if (rc) + dev_err(dev, "Failed to get shm resources: %d\n", rc); + +out: + if (rc) { + devm_kfree(dev, chan); + } else { + agent->method_ops = &mbox_channel_ops; + agent->method_priv = (void *)chan; + } + + return rc; +} + +struct scmi_arm_smc_channel { + ulong func_id; + struct scmi_shm_buf shm_buf; +}; + +#define SMCCC_RET_NOT_SUPPORTED ((unsigned long)-1) + +static int arm_smc_process_msg(struct udevice *dev, struct scmi_msg *msg) +{ + struct scmi_agent *agent = dev_get_priv(dev); + struct scmi_arm_smc_channel *chan = agent->method_priv; + struct arm_smccc_res res; + int rc; + + rc = write_msg_to_smt(dev, &chan->shm_buf, msg); + if (rc) + return rc; + + arm_smccc_smc(chan->func_id, 0, 0, 0, 0, 0, 0, 0, &res); + if (res.a0 == SMCCC_RET_NOT_SUPPORTED) + rc = -EINVAL; + else + rc = read_resp_from_smt(dev, &chan->shm_buf, msg); + + clear_smt_channel(&chan->shm_buf); + + return rc; +} + +struct method_ops arm_smc_channel_ops = { + .process_msg = arm_smc_process_msg, +}; + +static int probe_arm_smc_channel(struct udevice *dev) +{ + struct scmi_agent *agent = dev_get_priv(dev); + struct scmi_arm_smc_channel *chan; + ofnode node = dev_ofnode(dev); + u32 func_id; + int rc; + + chan = devm_kzalloc(dev, sizeof(*chan), GFP_KERNEL); + if (!chan) + return -ENOMEM; + + if (ofnode_read_u32(node, "arm,smc-id", &func_id)) { + dev_err(dev, "Missing property func-id\n"); + return -EINVAL; + } + + chan->func_id = func_id; + + rc = get_shm_buffer(dev, &chan->shm_buf); + if (rc) { + dev_err(dev, "Failed to get shm resources: %d\n", rc); + return rc; + } + + agent->method_ops = &arm_smc_channel_ops; + agent->method_priv = (void *)chan; + + return rc; +} + +/* + * Exported functions by the SCMI agent + */ + +int scmi_send_and_process_msg(struct udevice *dev, struct scmi_msg *msg) +{ + struct scmi_agent *agent = dev_get_priv(dev); + + return agent->method_ops->process_msg(dev, msg); +} + +static int scmi_remove(struct udevice *dev) +{ + struct scmi_agent *agent = dev_get_priv(dev); + + if (agent->method_ops->remove_agent) + return agent->method_ops->remove_agent(dev); + + return 0; +} + +enum scmi_transport_channel { + SCMI_MAILBOX_TRANSPORT, + SCMI_ARM_SMCCC_TRANSPORT, +}; + +static int scmi_probe(struct udevice *dev) +{ + switch (dev_get_driver_data(dev)) { + case SCMI_MAILBOX_TRANSPORT: + if (IS_ENABLED(CONFIG_DM_MAILBOX)) + return probe_mailbox_channel(dev); + break; + case SCMI_ARM_SMCCC_TRANSPORT: + if (IS_ENABLED(CONFIG_ARM_SMCCC)) + return probe_arm_smc_channel(dev); + break; + default: + break; + } + + return -EINVAL; +} + +static int scmi_bind(struct udevice *dev) +{ + int rc = 0; + ofnode node; + struct driver *drv; + + dev_for_each_subnode(node, dev) { + u32 protocol_id; + + if (!ofnode_is_available(node)) + continue; + + if (ofnode_read_u32(node, "reg", &protocol_id)) + continue; + + switch (protocol_id) { + default: + dev_info(dev, "Ignore unsupported SCMI protocol %u\n", + protocol_id); + continue; + } + + rc = device_bind_ofnode(dev, drv, ofnode_get_name(node), + NULL, node, NULL); + if (rc) + break; + } + + if (rc) + device_unbind(dev); + + return rc; +} + +static const struct udevice_id scmi_ids[] = { +#ifdef CONFIG_DM_MAILBOX + { .compatible = "arm,scmi", .data = SCMI_MAILBOX_TRANSPORT }, +#endif +#ifdef CONFIG_ARM_SMCCC + { .compatible = "arm,scmi-smc", .data = SCMI_ARM_SMCCC_TRANSPORT }, +#endif + { } +}; + +U_BOOT_DRIVER(scmi) = { + .name = "scmi", + .id = UCLASS_FIRMWARE, + .of_match = scmi_ids, + .priv_auto_alloc_size = sizeof(struct scmi_agent), + .bind = scmi_bind, + .probe = scmi_probe, + .remove = scmi_remove, + .flags = DM_FLAG_OS_PREPARE, +}; diff --git a/include/scmi.h b/include/scmi.h new file mode 100644 index 00000000000..e12e322991d --- /dev/null +++ b/include/scmi.h @@ -0,0 +1,82 @@ +/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */ +/* + * Copyright (c) 2015-2019, Arm Limited and Contributors. All rights reserved. + * Copyright (C) 2019, Linaro Limited + */ +#ifndef SCMI_H +#define SCMI_H + +#include + +/** + * An SCMI agent represent on communication path from a device driver to + * the remote SCMI server which driver sends messages to and receives + * response messages from. + */ +struct scmi_agent; + +enum scmi_std_protocol { + SCMI_PROTOCOL_ID_BASE = 0x10, + SCMI_PROTOCOL_ID_POWER_DOMAIN = 0x11, + SCMI_PROTOCOL_ID_SYSTEM = 0x12, + SCMI_PROTOCOL_ID_PERF = 0x13, + SCMI_PROTOCOL_ID_CLOCK = 0x14, + SCMI_PROTOCOL_ID_SENSOR = 0x15, + SCMI_PROTOCOL_ID_RESET_DOMAIN = 0x16, +}; + +enum scmi_status_code { + SCMI_SUCCESS = 0, + SCMI_NOT_SUPPORTED = -1, + SCMI_INVALID_PARAMETERS = -2, + SCMI_DENIED = -3, + SCMI_NOT_FOUND = -4, + SCMI_OUT_OF_RANGE = -5, + SCMI_BUSY = -6, + SCMI_COMMS_ERROR = -7, + SCMI_GENERIC_ERROR = -8, + SCMI_HARDWARE_ERROR = -9, + SCMI_PROTOCOL_ERROR = -10, +}; + +/* + * struct scmi_msg - Context of a SCMI message sent and the response received + * + * @protocol_id: SCMI protocol ID + * @message_id: SCMI message ID for a defined protocol ID + * @in_msg: pointer to the message payload sent by the driver + * @in_msg_sz: byte size of the message payload sent + * @out_msg: pointer to buffer to store response message payload + * @out_msg_size: Byte size of the response buffer or payload + */ +struct scmi_msg { + unsigned int protocol_id; + unsigned int message_id; + u8 *in_msg; + size_t in_msg_sz; + u8 *out_msg; + size_t out_msg_sz; +}; + +/** + * scmi_send_and_process_msg() - send and process a SCMI message + * + * Send a message to a SCMI server through a target SCMI agent device. + * Caller sets scmi_msg::out_msg_sz to the output message buffer size. + * On return, scmi_msg::out_msg_sz stores the response payload size. + * + * @dev: SCMI agent device + * @msg: Message structure reference + * @return 0 on success, a negative errno otherwise + */ +int scmi_send_and_process_msg(struct udevice *dev, struct scmi_msg *msg); + +/** + * scmi_to_linux_errno() - Convert an SCMI error code into a Linux errno code + * + * @scmi_errno: SCMI error code value + * @return 0 for successful status and a negative errno otherwise + */ +int scmi_to_linux_errno(s32 scmi_errno); + +#endif /* SCMI_H */ From patchwork Fri Jul 17 15:42:54 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Etienne Carriere X-Patchwork-Id: 235731 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp1853318ilg; Fri, 17 Jul 2020 09:23:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyGlyYYgqznNnsuciuBZUqzOHjNBApOyouXiBf/wFNF8W3T9JmKlk1jVwK6hm6eMtaU0xQM X-Received: by 2002:a17:906:5f98:: with SMTP id a24mr9004120eju.241.1595003026903; Fri, 17 Jul 2020 09:23:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595003026; cv=none; d=google.com; s=arc-20160816; b=En4ZkoItlgY5TPa1ATU+zemPAdtZO59pjpqZaoS5YZX/sdYSuJQPzAY9AWZCQdeJKx 4NIZPEr7jGRnxvaOWAv6uy3JvrWCNe0uftuu7z985fTc5d8VpY5654b+mCfXxguDJ7x2 b6AFrskTLaiC6Qn2OvuBTtjyiUwIXE73fP4COtTtWTYFiMYXspK5JhgqFqiRD/nb2itf M4HOvRynXHNgxV0MaMTyeLBmbR78MsMoWI2Lo9E+gujCzNaYUG3ldyHTCfDfNM5oDAP6 TwCQnPqvaIfDtOp05um46vOpOlNdT7EVVCm4cUXNWOJh2VEYqisj3IMXQor6yTlHte1J QiXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=7ZF1rLgc7Bac8vKcvtLJ8us7X4ogVbIhW1ZcZadRnsU=; b=cueWdl49jf7lbCiJyp1vYgvV6K0a7EXgfSFYA120LWudYQxx7lczQaZ03vfJR+F7SU aJ+HRRSvIsOs+VFjr6JzYvyIx8ZEySvfC4BlVYTelzWmgWbDjWRrcwc+D/31/ctH8IGr 3j4caR2cvDDN0TsQtp7wQO2mnI3lgNlO8lKKjXpnPVnFIUiZ/d0ofwHdgMX43aHAsSN8 iUpsV7YZT2GNlL8CTqMAoOYssYbkRnztSIgxL8qu0VesCDwthNsW1L/9uPLu7vjDcIQk 7NLLN5ZaItWofA/+dCDx+sJoQ+QUORXPm4D2l7Bjvw1oAaMcWdQzO4dpuIB6x8jEtIqx XNug== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="C1+l/jUd"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id k25si5448999ejv.672.2020.07.17.09.23.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 09:23:46 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="C1+l/jUd"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 20AF081C00; Fri, 17 Jul 2020 18:23:32 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="C1+l/jUd"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id BB9D881C0D; Fri, 17 Jul 2020 17:43:45 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-wm1-x341.google.com (mail-wm1-x341.google.com [IPv6:2a00:1450:4864:20::341]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 5334181BF9 for ; Fri, 17 Jul 2020 17:43:42 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=etienne.carriere@linaro.org Received: by mail-wm1-x341.google.com with SMTP id l2so17846357wmf.0 for ; Fri, 17 Jul 2020 08:43:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=7ZF1rLgc7Bac8vKcvtLJ8us7X4ogVbIhW1ZcZadRnsU=; b=C1+l/jUdgUEG+BIcxNTGV+0QWdZXnacB6u4lAWPyg1KRI2dvfoGCltyWJwHvH9DxT6 S6iMgxWnhIAL/rA/XW4dqaSuVgq5io6XjNGILU3E8paQHQRSFvoEnfL66l1XcgFZvmXg FmSLH7mDojAZStCDSKe6RpzbdrGg3wqnN9W0c7nwEDRLFcWVHyE2eQtGuvYBziSpITYx hgv1KPYbMrHoCdZYD/Y9Agad4e7P+ZGDyINjD93R6BqMqhMn13zzOi07vNxGKAZJRnaf HOdZoFQSpYT+s8KOq4kEIhvRKyXSg5eXGavdC5ESAyLLQQeplqRv6wB0ytsF4mxlXjFn w2wQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=7ZF1rLgc7Bac8vKcvtLJ8us7X4ogVbIhW1ZcZadRnsU=; b=PGLDSoDsxrIhaCzEMMsQQObgCQoII4QhyYs+VFDeVfnxSUXh3czXocGRuYW98DHMQf J75rwO8Kmj8GMg7bsbGjATD+HEbrNcir/bveaQMat7CFZ6T9PjsFaPSbpk6qQQYcyK3A XHi1tpFuWQv2AD6L9pfmJOClaj4tcvPyWPyzrc2iNS1V+JzkZ8+swnA0NOw4lQGeORn8 I/hon7L1fo12ntMnI3YRwulGdog/ozFJRfIZjKyeHlLtX8abl6tBkEKVSkYzaCwzxYiG iy2c2WUPmqtMFkYThRZeqa8xlyCehXZWvGRWl8lG7g2Ib9HpYsSDwrwMSwlnEMFzE0vb VI2w== X-Gm-Message-State: AOAM5328NOrAgxQvXFsqkbN59bBzkRGcM0yigh6zRS/ggvQoHh5AxZe2 z9qZEO64CpBspyWvTKmyf+PCtgdjRO6YZw== X-Received: by 2002:a1c:720e:: with SMTP id n14mr10560089wmc.144.1595000621422; Fri, 17 Jul 2020 08:43:41 -0700 (PDT) Received: from lmecxl0524.lme.st.com ([2a04:cec0:1057:28c5:7db6:61b:9cd8:ab62]) by smtp.gmail.com with ESMTPSA id n3sm2345286wre.29.2020.07.17.08.43.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 08:43:40 -0700 (PDT) From: Etienne Carriere To: u-boot@lists.denx.de Cc: Bin Meng , Etienne Carriere , Fabio Estevam , Jagan Teki , Marek Szyprowski , Priyanka Jain , Simon Glass , Vignesh Raghavendra , Tom Rini , Lukasz Majewski , Matthias Brugger , Peng Fan , Trevor Woerner Subject: [PATCH 2/4] dt-bindings: arm: SCMI bindings documentation Date: Fri, 17 Jul 2020 17:42:54 +0200 Message-Id: <20200717154256.11001-2-etienne.carriere@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200717154256.11001-1-etienne.carriere@linaro.org> References: <20200717154256.11001-1-etienne.carriere@linaro.org> X-Mailman-Approved-At: Fri, 17 Jul 2020 18:23:26 +0200 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.3 at phobos.denx.de X-Virus-Status: Clean Dump SCMI DT bindings documentation from Linux kernel source tree v5.8-rc1. Signed-off-by: Etienne Carriere --- doc/device-tree-bindings/arm/arm,scmi.txt | 197 ++++++++++++++++++++++ 1 file changed, 197 insertions(+) create mode 100644 doc/device-tree-bindings/arm/arm,scmi.txt -- 2.17.1 Reviewed-by: Simon Glass diff --git a/doc/device-tree-bindings/arm/arm,scmi.txt b/doc/device-tree-bindings/arm/arm,scmi.txt new file mode 100644 index 00000000000..1f293ea24cd --- /dev/null +++ b/doc/device-tree-bindings/arm/arm,scmi.txt @@ -0,0 +1,197 @@ +System Control and Management Interface (SCMI) Message Protocol +---------------------------------------------------------- + +The SCMI is intended to allow agents such as OSPM to manage various functions +that are provided by the hardware platform it is running on, including power +and performance functions. + +This binding is intended to define the interface the firmware implementing +the SCMI as described in ARM document number ARM DEN 0056A ("ARM System Control +and Management Interface Platform Design Document")[0] provide for OSPM in +the device tree. + +Required properties: + +The scmi node with the following properties shall be under the /firmware/ node. + +- compatible : shall be "arm,scmi" or "arm,scmi-smc" for smc/hvc transports +- mboxes: List of phandle and mailbox channel specifiers. It should contain + exactly one or two mailboxes, one for transmitting messages("tx") + and another optional for receiving the notifications("rx") if + supported. +- shmem : List of phandle pointing to the shared memory(SHM) area as per + generic mailbox client binding. +- #address-cells : should be '1' if the device has sub-nodes, maps to + protocol identifier for a given sub-node. +- #size-cells : should be '0' as 'reg' property doesn't have any size + associated with it. +- arm,smc-id : SMC id required when using smc or hvc transports + +Optional properties: + +- mbox-names: shall be "tx" or "rx" depending on mboxes entries. + +See Documentation/devicetree/bindings/mailbox/mailbox.txt for more details +about the generic mailbox controller and client driver bindings. + +The mailbox is the only permitted method of calling the SCMI firmware. +Mailbox doorbell is used as a mechanism to alert the presence of a +messages and/or notification. + +Each protocol supported shall have a sub-node with corresponding compatible +as described in the following sections. If the platform supports dedicated +communication channel for a particular protocol, the 3 properties namely: +mboxes, mbox-names and shmem shall be present in the sub-node corresponding +to that protocol. + +Clock/Performance bindings for the clocks/OPPs based on SCMI Message Protocol +------------------------------------------------------------ + +This binding uses the common clock binding[1]. + +Required properties: +- #clock-cells : Should be 1. Contains the Clock ID value used by SCMI commands. + +Power domain bindings for the power domains based on SCMI Message Protocol +------------------------------------------------------------ + +This binding for the SCMI power domain providers uses the generic power +domain binding[2]. + +Required properties: + - #power-domain-cells : Should be 1. Contains the device or the power + domain ID value used by SCMI commands. + +Sensor bindings for the sensors based on SCMI Message Protocol +-------------------------------------------------------------- +SCMI provides an API to access the various sensors on the SoC. + +Required properties: +- #thermal-sensor-cells: should be set to 1. This property follows the + thermal device tree bindings[3]. + + Valid cell values are raw identifiers (Sensor ID) + as used by the firmware. Refer to platform details + for your implementation for the IDs to use. + +Reset signal bindings for the reset domains based on SCMI Message Protocol +------------------------------------------------------------ + +This binding for the SCMI reset domain providers uses the generic reset +signal binding[5]. + +Required properties: + - #reset-cells : Should be 1. Contains the reset domain ID value used + by SCMI commands. + +SRAM and Shared Memory for SCMI +------------------------------- + +A small area of SRAM is reserved for SCMI communication between application +processors and SCP. + +The properties should follow the generic mmio-sram description found in [4] + +Each sub-node represents the reserved area for SCMI. + +Required sub-node properties: +- reg : The base offset and size of the reserved area with the SRAM +- compatible : should be "arm,scmi-shmem" for Non-secure SRAM based + shared memory + +[0] http://infocenter.arm.com/help/topic/com.arm.doc.den0056a/index.html +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt +[2] Documentation/devicetree/bindings/power/power-domain.yaml +[3] Documentation/devicetree/bindings/thermal/thermal.txt +[4] Documentation/devicetree/bindings/sram/sram.yaml +[5] Documentation/devicetree/bindings/reset/reset.txt + +Example: + +sram@50000000 { + compatible = "mmio-sram"; + reg = <0x0 0x50000000 0x0 0x10000>; + + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x0 0x50000000 0x10000>; + + cpu_scp_lpri: scp-shmem@0 { + compatible = "arm,scmi-shmem"; + reg = <0x0 0x200>; + }; + + cpu_scp_hpri: scp-shmem@200 { + compatible = "arm,scmi-shmem"; + reg = <0x200 0x200>; + }; +}; + +mailbox@40000000 { + .... + #mbox-cells = <1>; + reg = <0x0 0x40000000 0x0 0x10000>; +}; + +firmware { + + ... + + scmi { + compatible = "arm,scmi"; + mboxes = <&mailbox 0 &mailbox 1>; + mbox-names = "tx", "rx"; + shmem = <&cpu_scp_lpri &cpu_scp_hpri>; + #address-cells = <1>; + #size-cells = <0>; + + scmi_devpd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi_dvfs: protocol@13 { + reg = <0x13>; + #clock-cells = <1>; + }; + + scmi_clk: protocol@14 { + reg = <0x14>; + #clock-cells = <1>; + }; + + scmi_sensors0: protocol@15 { + reg = <0x15>; + #thermal-sensor-cells = <1>; + }; + + scmi_reset: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; +}; + +cpu@0 { + ... + reg = <0 0>; + clocks = <&scmi_dvfs 0>; +}; + +hdlcd@7ff60000 { + ... + reg = <0 0x7ff60000 0 0x1000>; + clocks = <&scmi_clk 4>; + power-domains = <&scmi_devpd 1>; + resets = <&scmi_reset 10>; +}; + +thermal-zones { + soc_thermal { + polling-delay-passive = <100>; + polling-delay = <1000>; + /* sensor ID */ + thermal-sensors = <&scmi_sensors0 3>; + ... + }; +}; From patchwork Fri Jul 17 15:42:55 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Etienne Carriere X-Patchwork-Id: 235733 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp1853626ilg; Fri, 17 Jul 2020 09:24:12 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyDN317/0ehU6uJFybSeL/577noMG/k6eyPt8Xsc2E1/2F6F9FzLUfOx7GQvSy4mJNpz5b2 X-Received: by 2002:a17:906:23e9:: with SMTP id j9mr9141498ejg.107.1595003052703; Fri, 17 Jul 2020 09:24:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595003052; cv=none; d=google.com; s=arc-20160816; b=Ew4w3gkASeazhIOAHc0jpGDwwKVsrF5cJh1QD1Fto+xZyOmyaJfjX4AhNiBSpDbK/4 I2HtGzOFdGF+6D46Kkv2YvSZXo6W7RZGZH1I5n4o803LjZxBOtCNtR3EIxbQAiBnigRc PeaoIZk+KIuer+mtRaHWKOwmZTX+9qZ+Y/N07d7hbDlZP0ulh/itS4zsB1+mGyZoD+kI 9mYbQXvkRCwvbFvMA/q1zxca4zSZIO8NX7iIUK1KJM1VHwnmxCSoQB4TuPGVyDgCph75 R84tEbnm79bz/v9Xd9B7YAwDT4y67NLgUAgFzSoi1OMyOYpyg2MFUldowIniqkaWJiB7 rtnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=FXLknlrCIDyGWXXzaDZtLlqv8IUdsL0TzuvViB9SKz0=; b=pQlZO47WYrDQE9vsjOhyUspr1s1jniN1lLXpVa5AOJ3IVUiR3VOLb29WQCMEfVg5x1 j4BM10Vz1UXgaGv8+5j/5KqxbaHkN/nAlLWXv5Ba+TvD8hmrQfSv0E8EIcGOf+sJ6/Xi XBZL/UqG8+jY85ScgXy6tRiDhBnH3SjCnGmrc+Yi4XFpv0MFVperhjm4qS+fEEUNIHUX yEzJIiQdpG2KDqM2JQ7TrzjkugudRR25uUZYtWakWDvEEWTpoxUEKaoiYp3ZpdFTnAqz R4lHe9FLGFrtA+yh4UIjgbCvqFQRzZ2bTn2OfEeLg97WTaQRPwamkrbrWRcJJ6uGuqew I4qg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gktOf1U3; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id s27si5369195edw.322.2020.07.17.09.24.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 09:24:12 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gktOf1U3; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 1927381C44; Fri, 17 Jul 2020 18:23:40 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="gktOf1U3"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 1C1AE81BF7; Fri, 17 Jul 2020 17:43:49 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-wm1-x343.google.com (mail-wm1-x343.google.com [IPv6:2a00:1450:4864:20::343]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id C570A81BFD for ; Fri, 17 Jul 2020 17:43:43 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=etienne.carriere@linaro.org Received: by mail-wm1-x343.google.com with SMTP id g75so15543046wme.5 for ; Fri, 17 Jul 2020 08:43:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=FXLknlrCIDyGWXXzaDZtLlqv8IUdsL0TzuvViB9SKz0=; b=gktOf1U3snG4Awk9U3NLLox+H1QKk0aACY9TAAXAkPPPAkh/zzdQMyFaRtDZfRamPP x2ybDJJWoxQguFwQGfsdie0LlqJ1a3/XmP38uDxplX7UyPLPboxrt28Bg7oUfiKVQFl+ MXZkJbAqpeLo6YRKeTNL7xL6Bnic1Vz0n1Gq0W13JekQm35p8EOpnfoYHNn7OYupoBVH HoksectKo9nCGs9kKVu+0/CwiaUMMqfTmFLi6mlxVFCrrDYRVh0LjdeJzguf+tUR2vlk c0aKrvxpVhEcfh8hgxhKVcQgEvJVS3gT9l6xDGq80TwlOtMmuunH2VpNLxrRFcOiOAzO auzA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=FXLknlrCIDyGWXXzaDZtLlqv8IUdsL0TzuvViB9SKz0=; b=OdPDiQkdPG57HUMROBZIYRw1T9ELjNPhWnFwkArEycXVOqkD2FdagHxF+q81VQAR3r FYPeSxNDvNZGt7lL5X14GvNdufy6yjbIn8jEngPkcm6Pvo8JWIzWme2Ov6nmdIBQXqJw Da/KOJotEBm7w+l4jdOb05uVvQjgyvw4K9aK9yOO13emSE0Em94GSOfhGRZT7M9H497q 134sTizgmr+owokvloT27qAMEqePOwNIBHUwNu/tqXPU5lYMqyxi03IEpb5OBHRNRh+2 EUY0ZCwS2UsbJ89s9o6ms1hXBRuVBvky61CywFB2janwnklh4VFhl8feArgNRRN/EBvn FLrw== X-Gm-Message-State: AOAM532VaJRcLbKW7mE1ZxiB1UV8sFHRS1rI4q+OLmzO7nQRJGG8b/r5 1M9cE4ZglYmtE/ktn0PwoLeJg3KczMNC4A== X-Received: by 2002:a7b:cc8b:: with SMTP id p11mr10712766wma.180.1595000623070; Fri, 17 Jul 2020 08:43:43 -0700 (PDT) Received: from lmecxl0524.lme.st.com ([2a04:cec0:1057:28c5:7db6:61b:9cd8:ab62]) by smtp.gmail.com with ESMTPSA id n3sm2345286wre.29.2020.07.17.08.43.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 08:43:42 -0700 (PDT) From: Etienne Carriere To: u-boot@lists.denx.de Cc: Bin Meng , Etienne Carriere , Fabio Estevam , Jagan Teki , Marek Szyprowski , Priyanka Jain , Simon Glass , Vignesh Raghavendra , Tom Rini , Lukasz Majewski , Matthias Brugger , Peng Fan , Trevor Woerner Subject: [PATCH 3/4] clk: add clock driver for SCMI agents Date: Fri, 17 Jul 2020 17:42:55 +0200 Message-Id: <20200717154256.11001-3-etienne.carriere@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200717154256.11001-1-etienne.carriere@linaro.org> References: <20200717154256.11001-1-etienne.carriere@linaro.org> X-Mailman-Approved-At: Fri, 17 Jul 2020 18:23:26 +0200 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.3 at phobos.denx.de X-Virus-Status: Clean This change introduces a clock driver for SCMI agent devices. When SCMI agent and SCMI clock drivers are enabled, SCMI agent binds a clock device for each SCMI clock protocol devices enabled in the FDT. SCMI clock driver is embedded upon CONFIG_CLK_SCMI=y. If enabled, CONFIG_SCMI_AGENT is also enabled. SCMI Clock protocol is defined in the SCMI specification [1]. Links: [1] https://developer.arm.com/architectures/system-architectures/software-standards/scmi Signed-off-by: Etienne Carriere --- drivers/clk/Kconfig | 8 +++ drivers/clk/Makefile | 1 + drivers/clk/clk_scmi.c | 152 ++++++++++++++++++++++++++++++++++++++++ drivers/firmware/scmi.c | 3 + 4 files changed, 164 insertions(+) create mode 100644 drivers/clk/clk_scmi.c -- 2.17.1 diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig index 82cb1874e19..234d6035202 100644 --- a/drivers/clk/Kconfig +++ b/drivers/clk/Kconfig @@ -152,6 +152,14 @@ config CLK_CDCE9XX Enable the clock synthesizer driver for CDCE913/925/937/949 series of chips. +config CLK_SCMI + bool "Enable SCMI clock driver" + select SCMI_FIRMWARE + help + Enable this option if you want to support clock devices exposed + by a SCMI agent based on SCMI clock protocol communication + with a SCMI server. + source "drivers/clk/analogbits/Kconfig" source "drivers/clk/at91/Kconfig" source "drivers/clk/exynos/Kconfig" diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile index d9119545810..76bba77d1f0 100644 --- a/drivers/clk/Makefile +++ b/drivers/clk/Makefile @@ -31,6 +31,7 @@ obj-$(CONFIG_CLK_K210) += kendryte/ obj-$(CONFIG_CLK_MPC83XX) += mpc83xx_clk.o obj-$(CONFIG_CLK_OWL) += owl/ obj-$(CONFIG_CLK_RENESAS) += renesas/ +obj-$(CONFIG_CLK_SCMI) += clk_scmi.o obj-$(CONFIG_CLK_SIFIVE) += sifive/ obj-$(CONFIG_ARCH_SUNXI) += sunxi/ obj-$(CONFIG_CLK_STM32F) += clk_stm32f.o diff --git a/drivers/clk/clk_scmi.c b/drivers/clk/clk_scmi.c new file mode 100644 index 00000000000..efe64a6a38f --- /dev/null +++ b/drivers/clk/clk_scmi.c @@ -0,0 +1,152 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2019-2020 Linaro Limited + */ +#include +#include +#include +#include +#include + +enum scmi_clock_message_id { + SCMI_CLOCK_RATE_SET = 0x5, + SCMI_CLOCK_RATE_GET = 0x6, + SCMI_CLOCK_CONFIG_SET = 0x7, +}; + +#define SCMI_CLK_RATE_ASYNC_NOTIFY BIT(0) +#define SCMI_CLK_RATE_ASYNC_NORESP (BIT(0) | BIT(1)) +#define SCMI_CLK_RATE_ROUND_DOWN 0 +#define SCMI_CLK_RATE_ROUND_UP BIT(2) +#define SCMI_CLK_RATE_ROUND_CLOSEST BIT(3) + +struct scmi_clk_state_in { + u32 clock_id; + u32 attributes; +}; + +struct scmi_clk_state_out { + s32 status; +}; + +static int scmi_clk_gate(struct clk *clk, int enable) +{ + struct scmi_clk_state_in in = { + .clock_id = clk->id, + .attributes = enable, + }; + struct scmi_clk_state_out out; + struct scmi_msg scmi_msg = { + .protocol_id = SCMI_PROTOCOL_ID_CLOCK, + .message_id = SCMI_CLOCK_CONFIG_SET, + .in_msg = (u8 *)&in, + .in_msg_sz = sizeof(in), + .out_msg = (u8 *)&out, + .out_msg_sz = sizeof(out), + }; + int rc; + + rc = scmi_send_and_process_msg(clk->dev->parent, &scmi_msg); + if (rc) + return rc; + + return scmi_to_linux_errno(out.status); +} + +static int scmi_clk_enable(struct clk *clk) +{ + return scmi_clk_gate(clk, 1); +} + +static int scmi_clk_disable(struct clk *clk) +{ + return scmi_clk_gate(clk, 0); +} + +struct scmi_clk_rate_get_in { + u32 clock_id; +}; + +struct scmi_clk_rate_get_out { + s32 status; + u32 rate_lsb; + u32 rate_msb; +}; + +static ulong scmi_clk_get_rate(struct clk *clk) +{ + struct scmi_clk_rate_get_in in = { + .clock_id = clk->id, + }; + struct scmi_clk_rate_get_out out; + struct scmi_msg scmi_msg = { + .protocol_id = SCMI_PROTOCOL_ID_CLOCK, + .message_id = SCMI_CLOCK_RATE_GET, + .in_msg = (u8 *)&in, + .in_msg_sz = sizeof(in), + .out_msg = (u8 *)&out, + .out_msg_sz = sizeof(out), + }; + int rc; + + rc = scmi_send_and_process_msg(clk->dev->parent, &scmi_msg); + if (rc) + return 0; + + rc = scmi_to_linux_errno(out.status); + if (rc) + return 0; + + return (ulong)(((u64)out.rate_msb << 32) | out.rate_lsb); +} + +struct scmi_clk_rate_set_in { + u32 clock_id; + u32 flags; + u32 rate_lsb; + u32 rate_msb; +}; + +struct scmi_clk_rate_set_out { + s32 status; +}; + +static ulong scmi_clk_set_rate(struct clk *clk, ulong rate) +{ + struct scmi_clk_rate_set_in in = { + .clock_id = clk->id, + .flags = SCMI_CLK_RATE_ASYNC_NORESP | + SCMI_CLK_RATE_ROUND_CLOSEST, + .rate_lsb = (u32)rate, + .rate_msb = (u32)((u64)rate >> 32), + }; + struct scmi_clk_rate_set_out out; + struct scmi_msg scmi_msg = { + .protocol_id = SCMI_PROTOCOL_ID_CLOCK, + .message_id = SCMI_CLOCK_RATE_SET, + .in_msg = (u8 *)&in, + .in_msg_sz = sizeof(in), + .out_msg = (u8 *)&out, + .out_msg_sz = sizeof(out), + }; + int rc; + + rc = scmi_send_and_process_msg(clk->dev->parent, &scmi_msg); + if (rc) + return 0; + + return scmi_to_linux_errno(out.status); +} + +static const struct clk_ops scmi_clk_ops = { + .enable = scmi_clk_enable, + .disable = scmi_clk_disable, + .get_rate = scmi_clk_get_rate, + .set_rate = scmi_clk_set_rate, +}; + +U_BOOT_DRIVER(scmi_clock) = { + .name = "scmi_clk", + .id = UCLASS_CLK, + .ops = &scmi_clk_ops, +}; diff --git a/drivers/firmware/scmi.c b/drivers/firmware/scmi.c index fa8a91c3f3d..9f06718df51 100644 --- a/drivers/firmware/scmi.c +++ b/drivers/firmware/scmi.c @@ -399,6 +399,9 @@ static int scmi_bind(struct udevice *dev) continue; switch (protocol_id) { + case SCMI_PROTOCOL_ID_CLOCK: + drv = DM_GET_DRIVER(scmi_clock); + break; default: dev_info(dev, "Ignore unsupported SCMI protocol %u\n", protocol_id); From patchwork Fri Jul 17 15:42:56 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Etienne Carriere X-Patchwork-Id: 235732 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp1853464ilg; Fri, 17 Jul 2020 09:23:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwA7ZJmG7eypPXy0rOaYovGrIbWoRaxDaOUN+F72K7CY5wJQY3pJwbj3j7aXO3DU109QliL X-Received: by 2002:aa7:c80f:: with SMTP id a15mr9585880edt.299.1595003039604; Fri, 17 Jul 2020 09:23:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595003039; cv=none; d=google.com; s=arc-20160816; b=IP4wffYOK0QCCwN1HqT+ri+iUcSHUp4eUmjztRsaV9XCYHY3xAxMumj67l5rUhItHi PrmDxfpkjUp0KgBu2VKe5ztI2fzXLUY9KmG//0ODxY5xKe+oVSREnaV14F7beuxM3eQn 3C3jUY7LmhQBf495xQCIOzoHm4bBBJjzzS19T/gt4i5M3qInlY9qkCIal/eCUKWCihfg X8JsJMKT7L9Rho96I3ZHpoCZvrW99Jc0w0duRBnD+DLCXLgGV67cFZ8GxZn9u7B8Gzig HV5c52+HGnkHTOymzZKtyTZAjTq0UhM0BtF0travQ9hA4nE/aU06u21qoEKIBkFFK4wE hleQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=7KOQFWWWs3STYhqsXVOjepFXQSzAwuPSPtB5ZId/osU=; b=mlSDo2Q/FbZwZ4MhZNY+L06qacsYwWAGsFWK1rWv0kdF94AICxcoh0kNu6z3uxz0ni UNc//z74hcVDYNqTAb2Hj4Be5fP8voJ9cgh8HOoEk12+NpGxdwGNGE4VfermzEenGMH+ Jt6Z3DDkds8FFhm5HSMdu2W7zYGVEDin6BMHnhKxWG2KW3wqLIg8ukM/RFJwBd8HUiyK +MBAYMwYQYYDEjiKNsFSqpbOSkUpMblLsASPShBfjugCfsK8dq5gg3Jl4epzI4ozXuFr g81kIF1R8y65/qaV85/p4AbyGhF2DtPy8g4hfEuep9yTXCOUA8Uq4EBLfqIBK7EXgPMo 5TpQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VRJrheF2; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id v27si4089958ejc.624.2020.07.17.09.23.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 09:23:59 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VRJrheF2; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id C5D6181C24; Fri, 17 Jul 2020 18:23:35 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="VRJrheF2"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 07B7F81C18; Fri, 17 Jul 2020 17:43:49 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-wm1-x341.google.com (mail-wm1-x341.google.com [IPv6:2a00:1450:4864:20::341]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id A4F3781BF7 for ; Fri, 17 Jul 2020 17:43:45 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=etienne.carriere@linaro.org Received: by mail-wm1-x341.google.com with SMTP id g75so15543239wme.5 for ; Fri, 17 Jul 2020 08:43:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=7KOQFWWWs3STYhqsXVOjepFXQSzAwuPSPtB5ZId/osU=; b=VRJrheF2z8QhPvV5wWEpIqtFXuj2Z/nrej9g/QQ+tMhQZs7zYdi4kXUMUhLjBONR/m p5LRHCQzGm7qI1zjhRhrys+kwJuRz13vvns6Kdrqax9Acevgv7NCF/t8HdKk92xUnQG4 qoJhpUixKhZNGbveD5huj/1BFg7hPxBkh6G6thFrEIaIiP/Wvy1xqh8NXY7RE8OjAIlF GVP4ourPXgryC/60+ElBHBsNCP2nrvG4RCzH3gdfE28AsjU+tU8Au1IZNjV9DDnLn9+0 kBjtQKAF5IByT4D8nssisCLnIfRA/r+AaHRChANh+fnwfdi/QYDCBZreXINQz1Pxpa2U aO/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=7KOQFWWWs3STYhqsXVOjepFXQSzAwuPSPtB5ZId/osU=; b=tH9jzEsORXtS3WlcQCSjyjXi6HFxxLRIEpu2okLvHKUo6SKcmwgTQW4EZTC6WO70CN VxzpIR7x/lHjuU7McrKPQZkGDkO5ULR9XD7I0OTAZUVuZnC8QrwfGzC8t67aXuxgQdPw fOx3RQy5EwgJVoT2Su13CbxwsfYwL0DG1sojexAhlxxMZNFqJF/DTOfJGO/Eok6aRhM9 Taj4UJgMtTJDyaa9mlxW4B9a9M14UgX57BWiToS3YodnWdrgAORWH2r09UttJY1yKZ36 tDDY2HuYJ0A26hk/9lFxnWodiDP/E8YUVBY21mAp94xMzPDkRBQ7mG/Jj77Fd/8UIdFj j2hg== X-Gm-Message-State: AOAM5307HyZl4yr2r7Co9X6wzDbhmqJVUv7pq+7tM4yEjbmSL9SjCBcy jj1J5QJ2eKGt9ZluBKRrlD/zrXdzDqP4Aw== X-Received: by 2002:a7b:c197:: with SMTP id y23mr10503516wmi.114.1595000624810; Fri, 17 Jul 2020 08:43:44 -0700 (PDT) Received: from lmecxl0524.lme.st.com ([2a04:cec0:1057:28c5:7db6:61b:9cd8:ab62]) by smtp.gmail.com with ESMTPSA id n3sm2345286wre.29.2020.07.17.08.43.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 08:43:44 -0700 (PDT) From: Etienne Carriere To: u-boot@lists.denx.de Cc: Bin Meng , Etienne Carriere , Fabio Estevam , Jagan Teki , Marek Szyprowski , Priyanka Jain , Simon Glass , Vignesh Raghavendra , Tom Rini , Lukasz Majewski , Matthias Brugger , Peng Fan , Trevor Woerner Subject: [PATCH 4/4] reset: add reset controller driver for SCMI agents Date: Fri, 17 Jul 2020 17:42:56 +0200 Message-Id: <20200717154256.11001-4-etienne.carriere@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200717154256.11001-1-etienne.carriere@linaro.org> References: <20200717154256.11001-1-etienne.carriere@linaro.org> X-Mailman-Approved-At: Fri, 17 Jul 2020 18:23:26 +0200 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.3 at phobos.denx.de X-Virus-Status: Clean This change introduces a reset controller driver for SCMI agent devices. When SCMI agent and SCMI reset domain drivers are enabled, SCMI agent binds a reset controller device for each SCMI reset domain protocol devices enabled in the FDT. SCMI reset driver is embedded upon CONFIG_RESET_SCMI=y. If enabled, CONFIG_SCMI_AGENT is also enabled. SCMI Reset Domain protocol is defined in the SCMI specification [1]. Links: [1] https://developer.arm.com/architectures/system-architectures/software-standards/scmi Signed-off-by: Etienne Carriere --- drivers/firmware/scmi.c | 3 ++ drivers/reset/Kconfig | 8 ++++ drivers/reset/Makefile | 1 + drivers/reset/reset-scmi.c | 86 ++++++++++++++++++++++++++++++++++++++ 4 files changed, 98 insertions(+) create mode 100644 drivers/reset/reset-scmi.c -- 2.17.1 Reviewed-by: Simon Glass diff --git a/drivers/firmware/scmi.c b/drivers/firmware/scmi.c index 9f06718df51..9be53a9cf11 100644 --- a/drivers/firmware/scmi.c +++ b/drivers/firmware/scmi.c @@ -402,6 +402,9 @@ static int scmi_bind(struct udevice *dev) case SCMI_PROTOCOL_ID_CLOCK: drv = DM_GET_DRIVER(scmi_clock); break; + case SCMI_PROTOCOL_ID_RESET_DOMAIN: + drv = DM_GET_DRIVER(scmi_reset_domain); + break; default: dev_info(dev, "Ignore unsupported SCMI protocol %u\n", protocol_id); diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 6d535612234..31bd4cd5b45 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -164,4 +164,12 @@ config RESET_RASPBERRYPI relevant. This driver provides a reset controller capable of interfacing with RPi4's co-processor and model these firmware initialization routines as reset lines. + +config RESET_SCMI + bool "Enable SCMI reset domain driver" + select SCMI_FIRMWARE + help + Enable this option if you want to support reset controller + devices exposed by a SCMI agent based on SCMI reset domain + protocol communication with a SCMI server. endmenu diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 8e0124b8dee..f3c0fbfd8f3 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -25,3 +25,4 @@ obj-$(CONFIG_RESET_HISILICON) += reset-hisilicon.o obj-$(CONFIG_RESET_IMX7) += reset-imx7.o obj-$(CONFIG_RESET_SYSCON) += reset-syscon.o obj-$(CONFIG_RESET_RASPBERRYPI) += reset-raspberrypi.o +obj-$(CONFIG_RESET_SCMI) += reset-scmi.o diff --git a/drivers/reset/reset-scmi.c b/drivers/reset/reset-scmi.c new file mode 100644 index 00000000000..e664d91d865 --- /dev/null +++ b/drivers/reset/reset-scmi.c @@ -0,0 +1,86 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2019-2020 Linaro Limited + */ +#include +#include +#include +#include +#include +#include + +enum scmi_reset_domain_message_id { + SCMI_RESET_DOMAIN_RESET = 0x4, +}; + +#define SCMI_RD_RESET_FLAG_ASSERT BIT(1) +#define SCMI_RD_RESET_FLAG_DEASSERT 0 + +struct scmi_rd_reset_in { + u32 domain_id; + u32 flags; + u32 reset_state; +}; + +struct scmi_rd_reset_out { + s32 status; +}; + +static int scmi_reset_set_state(struct reset_ctl *rst, int assert_not_deassert) +{ + struct scmi_rd_reset_in in = { + .domain_id = rst->id, + .flags = assert_not_deassert ? SCMI_RD_RESET_FLAG_ASSERT : + SCMI_RD_RESET_FLAG_DEASSERT, + .reset_state = 0, + }; + struct scmi_rd_reset_out out; + struct scmi_msg scmi_msg = { + .protocol_id = SCMI_PROTOCOL_ID_RESET_DOMAIN, + .message_id = SCMI_RESET_DOMAIN_RESET, + .in_msg = (u8 *)&in, + .in_msg_sz = sizeof(in), + .out_msg = (u8 *)&out, + .out_msg_sz = sizeof(out), + }; + int rc; + + rc = scmi_send_and_process_msg(rst->dev->parent, &scmi_msg); + if (rc) + return rc; + + return scmi_to_linux_errno(out.status); +} + +static int scmi_reset_assert(struct reset_ctl *rst) +{ + return scmi_reset_set_state(rst, SCMI_RD_RESET_FLAG_ASSERT); +} + +static int scmi_reset_deassert(struct reset_ctl *rst) +{ + return scmi_reset_set_state(rst, SCMI_RD_RESET_FLAG_DEASSERT); +} + +static int scmi_reset_request(struct reset_ctl *reset_ctl) +{ + return 0; +} + +static int scmi_reset_rfree(struct reset_ctl *reset_ctl) +{ + return 0; +} + +static const struct reset_ops scmi_reset_domain_ops = { + .request = scmi_reset_request, + .rfree = scmi_reset_rfree, + .rst_assert = scmi_reset_assert, + .rst_deassert = scmi_reset_deassert, +}; + +U_BOOT_DRIVER(scmi_reset_domain) = { + .name = "scmi_reset_domain", + .id = UCLASS_RESET, + .ops = &scmi_reset_domain_ops, +};